Abstract Sub-30 nm III-V planar Quantum-Well (QW) n-type MOSFETs are fabricated through a self-aligned CMOS compatible front-end process. Good performance and short-channel effect mitigation are obtained through the use of a QW-channel that incorporates a thin pure InAs subchannel and extremely scaled HfO 2 gate dielectric on a very thin InP barrier (total barrier EOT<1 nm). The devices also feature self-aligned metal contacts that are 20-30 nm away from the edge of the gate. At L g =30 nm, transconductance of 1420 μS/μm and subthreshold swing of 114 mV/dec at 0.5 V are obtained. However, a III-V MOSFET structure that combines high performance, ability to harmoniously scale down to sub-30 nm gate length dimensions and CMOS-type manufacturability is still to be realized. In this work, we demonstrate a novel QW-MOSFET that addresses these challenges. For this, we use an extremely-scaled HfO 2 gate insulator. The fabrication closely follows CMOS requirements, particularly self-alignment of the refractory metal gate and metal contacts, very low thermal budget, gate-last process that uses RIE extensively and an entirely lift-off free process in the frontend. MOSFETs with gate length dimensions in the 20-30 nm range and outstanding electrical characteristics are obtained.
Introduction
InAs and InGaAs are considered promising candidates for channel material in future CMOS applications [1,2]. Impressive device prototypes have recently been demonstrated [3] [4] [5] [6] [7] [8] . However, a III-V MOSFET structure that combines high performance, ability to harmoniously scale down to sub-30 nm gate length dimensions and CMOS-type manufacturability is still to be realized. In this work, we demonstrate a novel QW-MOSFET that addresses these challenges. For this, we use an extremely-scaled HfO 2 gate insulator. The fabrication closely follows CMOS requirements, particularly self-alignment of the refractory metal gate and metal contacts, very low thermal budget, gate-last process that uses RIE extensively and an entirely lift-off free process in the frontend. MOSFETs with gate length dimensions in the 20-30 nm range and outstanding electrical characteristics are obtained.
Device Fabrication
The process flow is shown in Fig. 1 , a device cross-section schematic is illustrated in Fig. 2 and TEM pictures of finished devices are shown in Fig. 3 . The starting heterostructure is grown by MBE and it features a 2 nm InAs sub-channel clad by 3 and 5 nm of In 0.7 Ga 0.3 As and a novel n + -InP/n + -InAlAs/i-InP ledge design to reduce access resistance. Low-ρ Mo is first sputtered as metal contact (R sh =5 Ω/□), followed by CVD SiO 2 deposition. After mesa isolation, the gate pattern is defined by E-beam lithography. The SiO 2 and Mo layers are then patterned by RIE. A thermal annealing step at 350 o C in N 2 is performed to remove RIE damage [9] . The top n + InGaAs cap is wet-etched in a well-controlled manner that yields an undercut < 20 nm, as shown in Fig. 3  (a) . The top n + InP spacer is etched through highly-directional Immediately after the last digital etch cycle, the sample is loaded into ALD for gate dielectric deposition. 2 nm HfO 2 is used as gate dielectric. From the dielectric constant extracted by a separate calibration experiment, the EOT for the HfO 2 alone is ~ 0.4 to 0.5 nm. The total EOT including the InP barrier is ~0.8 nm. Evaporated Mo is used as gate metal and patterned by RIE. The device is finished by pad formation. This is the only lift-off step and it occurs in the backend of the process.
The final gate length is defined by the recess opening in the SiO 2 . This can reach below 20 nm. The ALD gate dielectric is conformal and passivates the access region between the edges of the gate and the n + InGaAs cap. This distance is L side~ 20-30 nm. HR-TEM shows the high quality device interface in Fig. 3 (c) . The highest temperature step in the entire process is the 350 o C damage annealing. There is no high temperature step after the ALD film is deposited. A fully operational L g = 22 nm MOSFET has been obtained (XTEM in Fig. 3b) . The output and transfer characteristics are shown in Figs. 7 and 8. At V ds = 0.5 V, the device delivers a transconductance of 1050 μS/μm. Fig. 9 shows device subthreshold characteristics from L g =150 nm to 22 nm at 0.5 V. . In addition, our devices feature outstanding transport properties. As shown in Fig. 11 among transistors with L g ≤60 nm, for a given S, the transconductance is superior to any other planar or Tri-gate III-V MOSFET. Fig.  12 shows I on for an I off =100 nA/μm at V dd =0.5 V. This FOM combines short-channel effects and drive current. For L g >70 nm, our devices are among the best reported to date. At L g =60 nm, our device is superior to a Tri-gate III-V MOSFET [3] .
Results and discussion
A further manifestation of the scalability of this technology is shown in Fig. 13 with nearly ideal S= 69 mV/dec at V ds =50 mV were obtained (Fig. 15) . This result is among the best ever reported for III-V MOSFETs. This is seen in Fig. 16 that graphs S vs. dielectric EOT for several long-channel III-V FETs at low V dd . This graph illustrates the importance of D it and dielectric scaling. Our gate-last process, in spite of its multiple RIE steps, delivers good interfacial quality with a very thin dielectric. 
